1879BA1AT MIL-STD-1553B Interface Terminal
1879BA1АT (replacement 1879ВА1Т) interface terminal provides complete, flexible interface between host processor and MIL-STD-1553B redundant data bus via external transceivers, implementing Bus Controller (BC), Remote Terminal (RT), Monitor Terminal (MT) or simultaneous RT/MT modes.
Description:
1879BA1AT integrate encoder/decoder, complete BC/RT/MT multi-protocol logic, interrupt logic, control logic, memory management and processor interface logic, and 4K words of internal buffered SRAM. 1879BA1AT may use up to 64K words of external SRAM at DMA configuration. 1879BA1AT may be interfaced both to 16-bit and 8-bit microprocessors at shared memory mode. 1879BA1AT runs at either 16 or 12 MHz software programmable clock rate.
1879BA1AT BC and RT protocols implements all MIL-STD-1553B message formats, providing flexible interface to CPU and many advanced features. 1879BA1AT implement three MT modes: word monitor, selective message monitor, simultaneous RT/message monitor, with trigger options.
1879BA1AT require only single +3.3V power supply, provide CMOS output levels and have 5V-tolerant inputs. 1879BA1AT comply with both Harris-compatible and Smiths-compatible MIL-STD-1553B data bus transceivers. 1879BA1AT packaged at 14 x 14 mm 80-pin plastic LQFP with 0.5 mm pitch and have maximum height 1.7 mm that is well suited for applications with stringent height requirements.
Designed by RC MODULE devices 1553 terminals with 1879BA1AT and various models of data bus transceivers were fully tested to compliance with MIL-STD-1553B requirements at S.P.Korolev RSC ENERGIA test house.
Features:
- Complete integrated interface between host processor and MIL-STD-1553B data bus via external transceivers
- BC, RT, MT, simultaneous RT/MT modes
- 4Kx16 internal RAM, externally expanded to 64Kx16
- Flexible processor/memory interface:
- 8- or 16-bit buffered mode
- 16-bit transparent mode
- 16-bit DMA mode
- supports "Zero Wait" mode
- 16/12 MHz programmable clock rate
- Advanced BC features:
- automatic retries
- programmable gap times
- frame auto-repeat
- programmable response time-out
- Advanced RT features:
- programmable illegalization
- choice of single message mode, double buffering mode, and circular buffering mode
- interrupts on individual mode codes
- flexible data buffering
- Advanced MT features:
- word monitor mode
- selective message monitor mode
- simultaneous RT/message monitor mode
- trigger options
- Single +3.3V power supply, 5V-tolerant inputs
- 14 x 14 mm 80-pin LQFP package
Functional Diagram
Applications:
Interfacing of host processors to MIL-STD-1553B redundant data bus at avionics and other mission-critical applications, development of hardware and software test systems
Specifications:
| Parameter | Min | Typ | Max | Units |
| Absolute Maximum Rating | ||||
| Supply Voltage | - 0,4 | 4,0 | V | |
| Input Voltage | - 0,5 | 6,0 | V | |
| Output Current | - 13 | 13 | mA | |
| Power Supply | ||||
| Supply Voltage (VDD) | 3,0 | 3,3 | 3,6 | V |
| Supply Current | 200 | mA | ||
| Load Capacitance | ||||
| Output & Bi-directional Load Capacitance | 50 | pF | ||
| Logic(VSS = 0V) | ||||
| H-level Input Voltage | 2,0 | 5,5 | V | |
| L-level Input Voltage | VSS | 0,8 | V | |
| Input Leakage Current | - 10 | 10 | µA | |
| H-level Output Voltage | VDD - 0,5 | VDD | V | |
| L-level Output Voltage | VSS | 0,4 | V | |
| Output Current | - 4 | 4 | mA | |
| 1553 Message Timing | ||||
| Completion of CPU Write (BC Start to Start of Next Message) | 2,5 | µs | ||
| BC Intermessage Gap (Software Programmable) | 9,5 | 65535 | µs | |
| BC/RT/MT Response Timeout: | ||||
| - 18,5 Nominal | 17,5 | 19,5 | µs | |
| - 22,5 Nominal | 21,5 | 23,5 | µs | |
| - 50,5 Nominal | 49,5 | 51,5 | µs | |
| - 128,0 Nominal | 127,0 | 131,0 | µs | |
| RT Response Time | 4,8 | 7,3 | µs | |
| Transmitter Watchdog Timeout | 668 | µs | ||
| Physical Characteristics | ||||
| Size (maximum values) | 14,2 x 14,2 x 1,7 | mm | ||
| Weight (maximum value) | 0,47 | g | ||
Documentation
